

AMENDMENTS TO CLAIMS ON APPEAL

1. (Currently Amended) A system for effectuating the transfer of data blocks including a header block across a clock boundary between a first clock domain and a second clock domain, wherein said first clock domain is ~~operable~~ configured to operate with a first clock signal and said second clock domain is ~~operable~~ configured to operate with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, wherein $N/M > 1$, comprising:

a first circuit portion for providing said data blocks including said header block to a second circuit portion;

control logic associated with said second circuit portion for processing said header block and generating, in response to said header block, a hint signal that gives advance notification of a possible data transfer operation, said hint signal being ~~operable~~ configured to be transferred via a synchronizer at least one data cycle prior to the transfer of said data blocks to a third circuit portion; and

a control block associated with said third circuit portion, said control block operating responsive to said hint signal to generate data transfer control signals for controlling said third

circuit portion in order to control output of said data blocks in a particular ordered grouping, wherein said first circuit portion, said second circuit portion and said control logic are disposed in said first clock domain and said third circuit portion and said control block are disposed in said second clock domain.

2. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, further comprising a synchronizer controller disposed between said first and second clock domains for providing at least one dead cycle control signal to said second circuit portion, wherein said at least one dead cycle control signal is indicative of the location of at least one dead cycle between said first and second clock signal.

3. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein said first circuit portion comprises a packet interface.

4. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein said second circuit portion comprises:

at least one queue operably coupled to said first circuit portion for temporarily storing said data blocks; and

a multiplexer (MUX) block operably coupled to said first circuit portion and said at least one queue, said MUX block operating under a MUX selection control signal generated by said control logic for selecting between data blocks stored in said at least one queue and data blocks provided by said first circuit portion without queuing, whereby said data blocks are transmitted as an output of said MUX block to said synchronizer.

5. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein said third circuit portion comprises means for selecting between data blocks directly transmitted by said synchronizer and data blocks buffered in said second clock domain, said means operating responsive to at least a portion of said data transfer control signals.

6. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein said header block provides protocol control information relative to said data blocks.

7. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein each of said data blocks comprises multiple bits.

8. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein said data blocks include at least one interval interleaved therein.

9. (Previously Presented) The system for effectuating the transfer of data blocks including a header block as recited in claim 1, wherein said data blocks comprise multi-channeled packet data, each channel's data blocks being interleaved with data blocks of other channels.

10. (Currently Amended) A method for effectuating the transfer of data blocks including a header block across a clock boundary between a first clock domain and a second clock domain, wherein said first clock domain is operable configured to operate with a first clock signal (CLK1) and said second clock domain is operable configured to operate with a second clock signal (CLK2), comprising:

processing a header block associated with data blocks that are to be sent from said first clock domain to said second clock domain via a synchronizer;

generating a hint signal that gives advance notification of a possible data transfer operation responsive to said header block and positioning said hint signal at least one cycle prior to the location of said data blocks, said processing said header block and said generating said hint signal being performed in said first clock domain;

transmitting said hint signal to a control block in said second clock domain, thereby indicating that said data blocks may be sent to receive circuitry in said second clock domain; and

generating appropriate control signals based on said hint signal for controlling output of said data blocks in a particular ordered grouping.

11. (Previously Presented) The method for effectuating the transfer of data blocks including a header block as recited in claim 10, further comprising:

generating advance notice indicative of the location of at least one dead cycle occurring between a first clock signal and a second clock signal used for transmitting data across a clock boundary;

receiving packet data and said advance notice indicative of the location of said at least one dead cycle;

calculating the optimal time to send said packet data relative to the location of said at least one dead cycle; and

transmitting ordered contiguous data blocks about said at least one dead cycle to a CLK1-to-CLK2 synchronizer for transmission to receive circuitry disposed in said second clock domain.

12. (Previously Presented) The method for effectuating the transfer of data blocks including a header block as recited in claim 11, wherein said at least one dead cycle comprises $N - M$ dead cycles, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles such that $N/M > 1$.

13. (Currently Amended) A computer system having circuitry for effectuating the transfer of data blocks including a header block across a clock boundary between a first clock domain and a second clock domain, wherein said first clock domain is operable configured to operate with a first clock signal (CLK1) and said second clock domain is operable configured to operate with a second clock signal (CLK2), said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, wherein $N/M > 1$, comprising:

means for processing a header block associated with said data blocks to determine whether said data blocks may be sent from said first clock domain to said second clock domain via a synchronizer;

means for generating a hint signal that gives advance notification of a possible data transfer operation responsive to said header block wherein said hint signal is operable configured to be positioned at least one cycle prior to the possible location of said data blocks, said means for processing a header block and said means for generating a hint signal being disposed in said first clock domain; and

means for transmitting said hint signal to a control block in said second clock domain, thereby indicating that said data blocks may be sent to receive circuitry in said second clock domain,

wherein said control block generates appropriate control signals based on said hint signal for controlling output of said data blocks in a particular ordered grouping.

14. (Previously Presented) The computer system as recited in claim 13, further comprising a multiplexer (MUX) block disposed in said second clock domain for operating responsive to at least a portion of said control signals.

15. (Previously Presented) The computer system as recited in claim 13, further comprising means for determining where a dead cycle occurs between said first and second clock signals.

16. (Previously Presented) The computer system as recited in claim 15, further comprising means for optimizing the position of said data blocks relative to said dead cycle.